





BOM P/N	Description
31ZRLMB0000	ZRL MB ASSY(UMA,HR,DC)W/O CPU
31ZRLMB0010	ZRL MB (UMA,HR,DC,SURGE)W/O CPU






Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codeo/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable






## PROJECT : ZRL

R29  
10k




Size	Document Number	Rev
	<b>Sandy Bridge 1/4</b>	<b>1A</b>
Date:	Tuesday, June 21, 2011	Sheet 4 of 34



## POWER


Size	Document Number	Rev
	<b>Sandy Bridge 3/4</b>	<b>1A</b>
Date:	Tuesday, June 21, 2011	Sheet 6 of 34



## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



## CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



Quanta Computer Inc.

PROJECT : ZRL

Size	Document Number	Rev
	Sandy Bridge 4/4	1A
Date:	Tuesday, June 21, 2011	Sheet 7 of 34



## Cougar Point (LVDS, DDI)


U16D



Diagram illustrating the connection for the DSWVRN pin:

- The DSWVRN pin is connected to +3V\_RTC through resistor R336 (330K<sub>4</sub>).
- The DSWVRN pin is connected to ground through resistor R334 (330K<sub>4</sub>).

On Die DSW VR Enable
High = Enable (Default)
Low = Disable



Size	Document Number	Rev
	<b>Cougar Point 1/6</b>	1
Date:	Tuesday, June 21, 2011	Sheet 8 of 34








## 2.1.2. Cougar Point-M (PCI-E, SMBUS, CLK)



## SMBus(PCH)





 <b>Quanta Computer Inc.</b> <b>PROJECT : ZRL</b>	
Size	Document Number
<b>Cougar Point 3/6</b>	
Date:	Tuesday, June 21, 2011
Sheet	10 of 34




	dGPU_PWR_CTRL# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	0	1	0	UMA+GPU	DIS/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UMA/SG	UMA boot

0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)  
1 = GPU power is control by H/W (pure Discrete SKU)



**SV\_SET\_UP**


High = Strong (Default)



**Intel ME Crypto Transport Layer Security (TLS) cipher suite**


Low = Disable (Default)

High = Enable




**FDI TERMINATION VOLTAGE OVERRIDE**

Low - Tx, Rx terminated to same voltage



**DMI TERMINATION VOLTAGE OVERRIDE**


Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)



**BIOS RECOVERY**

High = Disable (Default)

Low = Enable




**GPIO27:**  
Un-multiplexed. Can be configured as wake input to allow wakes from Deep Sleep.  
If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.





**Quanta Computer Inc.**

**PROJECT : ZRL**

Cougar Point-M (POWER)





## IBEX PEAK-M (GND)



Quanta Computer Inc.

PROJECT : ZRL









# DDR\_RVS (DDR)

<http://hobi-elektronika.net>


15





CAD Note: All VREF traces should have 10 mil trace width

02/23 Remove 0ohm to GND


Place these Caps near So-Dimm1.









EMI




HDMI-detect




<http://hobi-elektronika.net> <BOM note>  
If center tap power  
If center tap power



## RJ45 Connector




+3.3V: 1000mA  
+3.3Vaux:330mA  
+1.5V:500mA




The schematic diagram illustrates the power supply network for the AD9289. It features three main power planes: +3V, +5V, and +1.05V\_VTT. The +3V plane is connected to the AD9289 and includes a series of decoupling capacitors (C100 to C240) with values ranging from 0.1µF/25V 4 X5R to 2200pF/50V 4. The +5V plane is also connected to the AD9289 and includes decoupling capacitors (C264 to C464) with values ranging from 0.1µF/10V 4 to 470pF/X7R 4. The +1.05V\_VTT plane is connected to the AD9289 and includes decoupling capacitors (C376 to C422) with values ranging from 0.1µF/10V 4 to 2200pF/50V 4. The diagram also shows the connection of the AD9289 to the power planes and the ground plane.



MAIN SATA HDD



ODD (SATA)












<http://hobi-elektronika.net>



```
PIN45=Clock input selection
'1' for 48MHz input [Default,Internal PU]
'0' for 12MHz input
```

[illegible]


Main	DFHS11FR011
Second	DFHS11FR033




**PROJECT : ZQ5**  
Quanta Computer Inc.

Size	Document Number <b>AU6433 CardReader</b>	Rev 1A
Date:	Tuesday, June 21, 2011	Sheet 23 of 43

## USB




BT: <http://hobi-elektronika.net>




**LED**


## POWER



## Battery



## USB/B



**Quanta Computer Inc.**

PROJECT : ZRL

**USB/ BT**


Size	Document Number
------	-----------------

Date: Tuesday, June 21, 2011

Sheet 24 of 34


Rev	1A
-----	----

K/B




<http://hobielektronika.net>


TP



CPU FAN




HOLE



**Quanta Computer Inc.**  
PROJECT : ZRL

Size	Document Number	Rev
	KB/FAN/TP+FP	1A
Date:	Tuesday, June 21, 2011	Sheet 25 of 34



At 11/24 add

Winbond	W25X16BVSSIG	AKES38ZPN00
ECN	EN25F16-100HIP	AKES38ZAOQ0
AMIC	A25L016	AKES38ZN000

**HWPG**

3V

R250  
10K<sub>4</sub>

HWPG

[28] SYS\_HWPG D16 1SS355

[32] HWPG\_VCCSA D15 1SS355

[33] HWPG\_1.8V D18 1SS355

[30,32] HWPG\_VTT D14 1SS355

[31] HWPG\_1.5V D13 1SS355


**Sequence**

Diagram showing the pin connections for the CN8 connector. The pins are numbered 1 through 29. The connections are as follows:


- Pin 1: NBSWON#
- Pin 2: +5V\_S5
- Pin 3: DNBSWON#
- Pin 4: SUSON#
- Pin 5: SUSB#
- Pin 6: +5V\_I
- Pin 7: +VCC\_CORE
- Pin 8: PLTRST#
- Pin 9: H\_PWRGOOD
- Pin 10: S5\_ON
- Pin 11: ICH\_RSMRST#
- Pin 12: SUSC#
- Pin 13: +1.5V\_SUS
- Pin 14: VMAINON
- Pin 15: YRON
- Pin 16: HWPG
- Pin 17: SYS\_PWROK
- Pin 18: SUS\_STAT#
- Pin 19: CN30\_DEBUG


Test points (TP) are indicated for various pins:


- TP37: +VCC\_CORE
- TP43: NBSWON#
- TP42: +5V\_S5
- TP41: DNBSWON#
- TP40: SUSON#
- TP39: SUSB#
- TP38: +5V\_I
- TP36: PLTRST#
- TP35: H\_PWRGOOD
- TP49: +1.5V\_SUS
- TP48: YRON
- TP47: HWPG
- TP46: SYS\_PWROK
- TP45: SUS\_STAT#
- TP44: SUS\_STAT# [8]















+0.75V\_DDR\_VTT  
0.75 Volt +/- 5%  
TDC : 0.75A  
PEAK : 1A  
Width : 40mil

+SMDDR\_VREF  
0.75 Volt +/- 5%  
TDC : 0.38A  
PEAK : 0.5A  
Width : 20mil



A01718 Rdson=3.8~4.3mOhm  
L(ripple current)  
=(19-1.5)\*1.5/(1u\*400k\*19)  
~3.454A  
Vtrip= (15-3.454/2)\*4.3mohm=0.05707V  
RILIM=Vtrip/10u=5.707Kohm


+1.5V  
1.5 Volt +/- 5%  
TDC : 0.38A  
PEAK : 0.5A  
Width : 20mil

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V


VCCSA_SEL	VCCSA
1	0.8V
0	0.9V

default 0.9V





OCP=7A  
 $I_{ripple} = (19 - 0.9) * 0.9 / (2.2u * 300K * 19)$   
=1.299A  
 $R_{th} = 14mohm * 8 * (7 - 0.65) / 10uA$   
=71.125K  
Ipeak=8.299A





For EC control thermal protection (output 3.3V)



PROJECT : ZRL

Size	Document Number <b>Discharge/1.8V)</b>	Rev <b>1A</b>
Date:	Tuesday, June 21, 2011	Sheet 33 of 34

<http://hobi-elektronika.net>